Abstract -In this paper the design and performance of an on-chip active gate bias circuit for application in MMIC amplifiers, which gives 100% compensation for threshold variation and at the same time is insensitive to supply voltage variations, is discussed. Design equations have been given. In addition, the boundary condition to make the circuit insensitive to supply voltage variations is given. The obtained measurement results demonstrate an excellent agreement with the simulation results.
I. INTRODUCTION
An increasing number of systems, ranging from mobile communication to radar, starts to exist that make use of MMICs for Transmit and Receive modules. It is essential to reduce the costs as much as possible to make such systems economically attractive. Therefore, the component count and the price of the used components needs to decrease. A way to improve both the yield and at the same time reduce the externally needed components is the use of an on-chip active gate bias circuit. The most important factor, which determines the yield of an amplifier, is the threshold voltage of the used transistors. An example of the effect of threshold variations on the drain current of a two-stage power amplifier is shown in figure 1 . For this example, the gate voltage was kept at its nominal value. The depicted results clearly show the necessity to compensate for the effect of threshold voltage variation. In the next sections, the design and performance of active gate bias circuits will be discussed. As first step, the basic operating principle will be discussed in section II. In section III the design equations and results of the active gate bias circuit with 100% compensation of threshold voltage variation are given. Finally, in section IV the obtained measurement results are compared to the simulation results.
II. ACTIVE GATE BIAS CIRCUIT PRINCIPLES
Requirements for the active gate bias circuit are besides setting of the correct gate voltage, compensation of threshold voltage variations and independency of supply voltage variations. The basic assumption made for the equations used for the design of the discussed gate bias circuit is that the I-V curves can be linearised as is depicted in figure 2. In this figure, also an often used building block for an active gate bias circuit is shown. It is assumed that threshold variations only will result in a horizontal shift of the depicted I-V curves. The linearised I-V curve can be described with the following equation:
ID =Km (1 +iVDS) (VGS-VT )=gm(VGS VT) (1) In given equation closely resembles, in the saturated region, the one given by Curtice [1] . The indicated dependency of the drain-source voltage will be treated in the next section. For the moment a fixed drain-source voltage is assumed. For the gate bias schematic depicted in figure  2a the figure 3 has been developed. The threshold voltage compensation is realized with an additional resistor R3, which is connected to the source of the transistor as is depicted in figure 3. Resistor R3 makes it possible to set the required gate voltage independently from the threshold voltage compensation. In figure 3b the equivalent schematic is shown. The gate voltage can be described as follows:
The following requirement for 100% threshold voltage compensation can be derived. 
The gate voltage will vary as function of the negative supply voltage as is shown by equations 4 and 7. By selecting an appropriate gate voltage for the current source used in the bias circuit the effect of supply voltages variations can be eliminated as is shown in the following approximated equation (accuracy is better than 10%) for the output voltage of the bias circuit: that at least the sensitivity to supply voltage variations is reduced.
In figure 4 the simulation results of a designed gate bias circuit are shown as function of the threshold voltage and the negative supply voltage variation. In figure 6 , the measured and simulated sensitivity to supply voltages changes is shown. The depicted results show a good correlation between the measured variation of supply voltages and the simulation result. The depicted results demonstrate that the circuit hardly shows any sensitivity to supply voltage variations for a nominal supply voltage of -4 V and that an as good as 100% compensation for threshold voltage variations has been obtained. This compensation becomes less ideal when variations in the negative supply voltage Vs of more than 20% are present. Nevertheless, the performance is also in that case still excellent even with ±0.3 V threshold voltage variation.
IV. MESUREMENT RESULTS
The dicussed bias circuit is realised in the PH25 process of UMS. In figure 5 a picture of a few realized bias circuits is shown. Temperature variations will influence the performance of the discussed bias circuit. The way the generated gate voltage should change as function of temperature depends on the application. For linear amplifiers, some degree of temperature pre-correction can be desired, in conjunction with the proposed 100% threshold voltage correction method. As an amplifier heats up, its gain decreases. Please note that temperature compensation is only applicable when the bias voltage of the amplifier lies in a region, in which the gain increases with increasing gate voltage, see figure 7.
The output voltage of the realised gate bias circuit has been measured for 400 samples coming from two different wafers. In In other applications, it may be required not to have such correction. The circuit proposed in this paper can be made suitable to address both situations. Deliberate temperature variation, meant for pre-compensation, is introduced by using a relatively temperature independent resistor for RI. As temperature rises, carrier mobility is decreased for majority carriers, due to lattice vibrations in the active InP region, in both the FET and resistor R2. Consequently, both the change in the FET and R2 lead to a lower current. Therefore, the bias circuit generates a higher VG at higher temperatures. The pre-correction effect is aggravated when for R3 a resistor with negative temperature coefficient is used. Figure 8 shows this temperature effect on a bias circuit designed for a VG -0.255V at 10OC. When no temperature pre-correction is desired, a GaAs resistor can be used for R1, the resulting change over temperature is negligible.
Resistor spread is noticeable and possibly already an issue with the basic circuit of Fig. 2 . The effect of resistor spread on the proposed circuit is similar, only the additional resistor R3 gives an extra uncertainty. Considering the value of the resistor, in the order of 1000 0, the size may become an issue unless materials can be used with a higher surface resistance, as TiWSi Unfortunately this material is quite subject to spread. Nevertheless, only some small additional spread is introduced by R3. For example, with VG = -0.5 V, K = 0.01 A/V, 2= 0.2, VT= -0.8 V, R1 = 100 Q, R2= 55 Q, R3= 1000 Q, Vs = -4 V, a 20% variation of R3 leads to an acceptable 2.6 % extra variation on VG. 
